Recovery: The minimum time an asynchronous signal must be stable BEFORE clock edge
Removal : The minimum time an asynchronous signal must be stable AFTER clock edge
Analyzing I/O performance in a synchronous design uses the same slack equations
- Must include external device & PCB timing parameters
-Slow Corner Model:
-Fast CornerModel
-Why two corner timing models?
Timequest静态时序分析(STA)基础,布布扣,bubuko.com
原文:http://www.cnblogs.com/dxs959229640/p/3871824.html